# ECE 340 Lecture 35 Semiconductor Electronics

Spring 2022 10:00-10:50am Professor Umberto Ravaioli Department of Electrical and Computer Engineering 2062 ECE Building

# Today's Discussion

- Realistic Threshold model
- The MOS Field Effect Transistor
- Output Characteristics
- Transfer Characteristics

#### Real Surface effects – Work function difference

- We assumed in the previous analysis for simplicity  $\Phi_m = \Phi_s$
- In general, we are limited in the choice of metal by technological constraints and

$$\Phi_m \neq \Phi_s$$

It is convenient to define the quantity

$$\Phi_{ms} = \Phi_m - \Phi_s$$

### n+ plus polysilicon for gate electrode



## **Effect of negative workfunction difference**



Apply 
$$V_{FB} = \Phi_{ms}$$
 to obtain flat band



• Alkali metal ions (e.g.  $Na^+$ ) inside the oxide cause a mobile charge  $Q_m$  inducing negative charge in Si (reduced by careful processing)

• Imperfections in the SiO<sub>2</sub> material cause positive trapped charges  $Q_{ot}$  ( $\approx 10^{10} \text{ cm}^{-3}$ ).

#### Real Surface effects – Interface charge (2)

- Positive fixed charges Q<sub>f</sub> in a transition layer at the interface.
- Positive charges *Q<sub>it</sub>* at the Si- SiO<sub>2</sub> interface (interface states) due to mismatch causing "ionic" Si atoms with incomplete bonds.

 $Q_{it} + Q_f \approx 10^{10} \text{ cm}^{-3}$  [100] preferred for devices  $Q_{it} + Q_f \approx 10^{11} \text{ cm}^{-3}$  [111]

### **Effect of interface charge**



# **Effect of interface charge**



# **Threshold Voltage**



# **Enhancement and Depletion MOSFET**

 Enhancement-mode MOS usually employed for switching elements. These devices are off (no channel) at zero gate-source voltage.

 Depletion-mode MOS, usually employed to realize "resistors" in logic circuits. These devices are normally on (already with a channel) at zero gate-source voltage.

### Exercise – Characterize MOS structure

- *n*-channel MOS on *p*-type Si substrate doped with  $N_A = 5 \times 10^{15} \text{ cm}^{-3}$
- *n*<sup>+</sup> poly-silicon gate
- Gate oxide thickness

d = 100Å

• Effective interface charge

$$Q_i = 4 \times 10^{10} q \text{ C/cm}^2$$

#### Exercise



### Exercise

#### **Interface Charge**

$$Q_i = 4 \times 10^{10} q \text{ C/cm}^2$$
  
=  $4 \times 10^{10} \times 1.6 \times 10^{-19} = 6.4 \times 10^{-9} \text{ C/cm}^2$   
Oxide Charge  $d = 100\text{\AA} = 10^{-8}\text{m} = 10^{-6}\text{cm}$ 

$$C_i = \frac{\varepsilon_i}{d} = \frac{3.9 \times 8.85 \times 10^{-14}}{10^{-6}} = 3.45 \times 10^{-7} \text{ F/cm}^2$$

$$V_{FB} = \Phi_{ms} - \frac{Q_i}{C_i} = -0.95 - \frac{6.4 \times 10^{-9}}{3.45 \times 10^{-7}} = -0.969V$$

### Reminder: strong inversion condition



#### Exercise

$$\phi_F = \frac{k_B T}{q} \ln \frac{N_A}{n_i} = 0.0259 \times \ln \frac{5 \times 10^{15}}{1.5 \times 10^{10}} = 0.329 \text{V}$$

**Maximum Depletion Width at Threshold** 

$$W_{max} = \sqrt{\frac{2\epsilon_s 2\phi_F}{qN_A}} = 2\left(\frac{11.8 \times 8.85 \times 10^{-14} \times 0.329}{1.6 \times 10^{-19} \times 5 \times 10^{15}}\right)^{\frac{1}{2}}$$
$$= 4.15 \times 10^{-5} \text{ cm} = 0.415 \,\mu\text{m}$$

**Depletion Charge at Threshold** 

$$Q_d = -qN_AW_m$$
  
= 1.6 × 10<sup>-19</sup> × 5 × 10<sup>15</sup> × 4.15 × 10<sup>-5</sup> =  
= -3.32 × 10<sup>-8</sup> C/cm<sup>2</sup>

1



#### **Threshold Voltage**

$$V_T = V_{FB} - \frac{Q_d}{C_i} + 2\phi_F$$
  
-0.969 -  $\frac{3.32 \times 10^{-8}}{3.45 \times 10^{-7}} + 0.658 =$   
= -0.215V

#### Exercise

**Depletion Capacitance at Threshold** 

$$C_{i} = 3.45 \times 10^{-7} \frac{\text{F}}{\text{cm}^{2}} \text{ (found earlier)}$$

$$C_{d} = \frac{\epsilon_{s}}{W_{max}} = \frac{11.8 \times 8.85 \times 10^{-14}}{4.15 \times 10^{-5}} = 2.5 \times 10^{-8} \frac{\text{F}}{\text{cm}^{2}}$$

$$C_{min} = \frac{C_{i}C_{d}}{C_{i} + C_{d}} = \frac{3.45 \times 10^{-7} \times 2.5 \times 10^{-8}}{3.45 \times 10^{-7} + 2.5 \times 10^{-8}} = 2.33 \times 10^{-8} \frac{\text{F}}{\text{cm}^{2}}$$

# The MOSFET

When an inversion layer is formed under the gate, current can flow from drain to source (n-channel device)



## The MOSFET



### MOSFET – Gate Voltage



## MOSFET – Gate Voltage

$$V_{G} = V_{FB} + V_{i} + \phi_{s}$$

$$V_{G} = V_{FB} - \frac{Q_{n} + Q_{d}}{C_{i}} + \phi_{s}$$

$$\frac{Q_{n}}{C_{i}} = -V_{G} + V_{FB} - \frac{Q_{d}}{C_{i}} + \phi_{s}$$

# MOSFET – mobile induced charge $Q_n$

$$Q_{n} = -C_{i} \left[ V_{G} - \left( V_{FB} + \phi_{S} - \frac{Q_{d}}{C_{i}} \right) \right]$$
Now we apply a positive voltage on the drain  $V_{D}$  at threshold this is just  $V_{T}$ 

$$\phi_{S}(x) = 2\phi_{F} + V_{X}$$
strong inversion
$$L$$

$$x \quad n^{+}$$

$$y = 2\phi_{F} + V_{X}$$

# MOSFET – mobile induced charge $Q_n$

$$Q_{n}(x) = -C_{i} \begin{bmatrix} V_{G} - V_{FB} - 2\phi_{F} - V_{x} - \frac{Q_{d}}{C_{i}} \end{bmatrix}$$

$$W = \sqrt{\frac{2\epsilon_{s}\phi_{s}}{qN_{A}}} \qquad Q_{d} = -qN_{A}W = \sqrt{2q\epsilon_{s}N_{A}(2\phi_{F} + V_{x})}$$

$$Q_{d} = -qN_{A}W = \sqrt{2q\epsilon_{s}N_{A}(2\phi_{F} + V_{x})}$$

$$\phi_{s}(x) = 2\phi_{F} + V_{x}$$
strong inversion
$$L$$

$$n^{+}$$

$$x n^{+}$$

$$x^{+}$$

# MOSFET – mobile induced charge $Q_n$

$$Q_n(x) = -C_i \left[ V_G - V_{FB} - 2\phi_F - V_x - \frac{Q_d}{C_i} \right]$$

$$V_T$$

$$Q_d = \sqrt{2q\epsilon_S N_A (2\phi_F + V_X)}$$

If we assume that  $\mathbf{Q}_{d}(x)$  does not vary with  $\boldsymbol{V}_{\boldsymbol{\chi}}$ 

$$Q_n(x) = -C_i[V_G - V_T - V_x]$$

mobile charge at any point x in the channel

# Remember the width of the channel Z



 $I_{D} = \text{Area} \times \text{Charge} \times \text{Velocity}$  $I_D = \mathbf{Z} \times \mathbf{Q}_n \times \overline{\mu_n} \mathbf{\mathcal{E}}_x$  $v_{drift}$ width of the device Charge under the gate per unit area of the Si/SiO<sub>2</sub> interface 28

### channel conductance at x

$$I_D = \frac{\overline{\mu_n} |Q_n(x)| Z}{\frac{dx}{g(x)}} dV_x$$

## $\overline{\mu_n}$ surface electron mobility

mobility in the narrow layer close to the surface is much lower than in the free bulk due to surface roughness irregularities and quantum effects

Z width of the channel

### MOSFET – channel current at *x*



### MOSFET – channel current at x



$$I_D dx = \overline{\mu_n} Z |Q_n(x)| dV_x$$

$$Q_n(x) = -C_i [V_G - V_T - V_x]$$

$$\int_0^L I_D dx = \overline{\mu_n} Z C_i \int_0^{V_D} (V_G - V_T - V_x) dV_x$$

$$I_D = \left( \frac{\overline{\mu_n} Z C_i}{L} \right) \left[ (V_G - V_T) V_D - \frac{1}{2} V_D^2 \right]$$

$$^{32}$$

### MOSFET – Drain Current

$$I_{D} = k_{N} \left[ (V_{G} - V_{T}) V_{D} - \frac{1}{2} V_{D}^{2} \right]$$

Reasonable approximation at low drain voltage but with the assumption  $Q_D$  independent of  $V_D$ . More general result:

$$I_{D} = k_{N} \left[ \left( V_{G} - V_{FB} - 2\phi_{F} - \frac{1}{2} V_{D} \right) V_{D} - \frac{2}{3} \frac{\sqrt{2\epsilon_{s} q N_{A}}}{C_{i}} \left\{ (V_{D} + 2\phi_{F})^{3/2} - (2\phi_{F})^{3/2} \right\} \right]$$

## **MOSFET – Conductance of channel**

#### linear region

$$I_D = \frac{\overline{\mu_n} Z C_i}{L} \left[ (V_G - V_T) V_D - \frac{1}{2} V_D^2 \right]$$

 $V_D \ll (V_G - V_T)$  (linear region)  $V_G > V_T$  (channel condition)

$$g = \frac{\partial I_D}{\partial V_D} = \frac{\overline{\mu_n} Z C_i}{L} (V_G - V_T)$$
$$= k_N (\text{lin.}) (V_G - V_T)$$

As the drain voltage is increased, the voltage across the oxide decreases near the drain as does  $Q_S$ .

The channel goes into "pinch off" at the drain and current saturates

in saturation condition we have approximately

$$V_D(\text{sat.}) \approx (V_G - V_T)$$

# **MOSFET – Saturation**



### MOSFET – Transconductance

saturation region 
$$V_D(\text{sat.}) \approx (V_G - V_T)$$
  
 $I_D(\text{sat.}) = \frac{\overline{\mu_n} Z C_i}{2L} (V_G - V_T)^2$   
 $= \frac{Z}{2L} \overline{\mu_n} C_i V_D^2(\text{sat.}) = \frac{k_N(\text{sat})}{2} V_D^2(\text{sat.})$ 

transconductance in saturation region

$$g_m = \frac{\partial I_D(\text{sat.})}{\partial V_G} = \frac{\overline{\mu_n} Z C_i}{L} (V_G - V_T)_{_{37}}$$

### MOSFET – Transconductance



### MOSFET – Transfer characteristics



39

### MOSFET – Transfer characteristics



#### MOSFET – Transfer characteristics



# ECE 340 Lecture 36 Semiconductor Electronics

Spring 2022 10:00-10:50am Professor Umberto Ravaioli Department of Electrical and Computer Engineering 2062 ECE Building

# Today's Discussion

- Equivalent circuit for the MOSFET
- CMOS integration
- Logic devices

### I-V Curves





### I-V Curves



### **I-V Curves**



# or equivalently



# MOSFET – Example

n-channel MOSFET  

$$d = 10 \text{ nm} = 10^{-6} \text{ cm}$$
  
 $V_T = 0.6\text{V}$   
 $Z = 25\mu\text{m}$   
 $L = 1 \mu\text{m}$   
 $\overline{\mu_n} = 200 \text{ cm}^2/\text{V}\cdot\text{s}$ 

$$C_i = \frac{\epsilon_i}{d} = \frac{3.9 \times 8.85 \times 10^{-14}}{10^{-6}}$$
  
= 3.45 × 10<sup>-7</sup> F/cm<sup>2</sup> (unit area)

$$k_{N} = \frac{\overline{\mu_{n}ZC_{i}}}{L} = \frac{200 \times 25 \times 10^{-4} \times 3.45 \times 10^{-7}}{10^{-4}} = .001725$$

$$V_{G} = 5 \text{ V} \qquad V_{D} = 0.1 \text{ V} \qquad V_{D} = 0.1 \text{ V} < (V_{G} - V_{T}) = 4.4 \text{ V}$$

$$I_{D} = \frac{\overline{\mu_{n}ZC_{i}}}{L} \left[ (V_{G} - V_{T})V_{D} - \frac{1}{2}V_{D}^{2} \right] =$$

$$= 0.001725 \times ((5 - 0.6) \times 0.1 - 0.5 \times 0.1^{2}) = 7.5 \times 10^{-4} \text{ A}$$

$$V_{T} = 1000 \text{ J}^{-4}$$

### MOSFET – Example

n-channel MOSFET  

$$d = 10 \text{ nm} = 10^{-6} \text{ cm}$$
  
 $V_T = 0.6\text{V}$   
 $Z = 25\mu\text{m}$   
 $L = 1 \mu\text{m}$   
 $\overline{\mu_n} = 200 \text{ cm}^2/\text{V} \cdot \text{s}$ 

$$V_G = 3 \text{ V}$$
  $V_D = 5 \text{ V}$   
 $V_D = 5 \text{ V} > (V_G - V_T) = 2.4 \text{ V}$   
 $V_D(\text{sat.}) = 2.4 \text{ V}$  saturation region

$$k_N = \frac{\overline{\mu_n} Z C_i}{L} = .001725$$

$$I_D = \frac{\overline{\mu_n} Z C_i}{L} \Big[ (V_G - V_T) V_D(\text{sat.}) - \frac{1}{2} V_D^2(\text{sat.}) \Big] = \\ = 0.001725 \times ((3 - 0.6) \times 2.4 - 0.5 \times 2.4^2) \\ = 4.968 \times 10^{-3} \text{A}$$

 $V_D = 7 \text{ V} > (V_G - V_T) \rightarrow V_D(\text{sat.}) = 2.4 \text{ V} \rightarrow I_D \text{ is the same}$ 















GATE





MOSFET Drain Current (linear region):

$$I_D = k \left[ V_G - V_T - \frac{V_D}{2} \right] V_D = k \left[ V_{DD} - V_T - \frac{V_{OL}}{2} \right] V_{OL}$$

Resistor Current (equal to MOSFET current):

$$I_R = I_D = \frac{V_{DD} - V_{OL}}{R_L}$$

MOSFET Drain Current (saturation region):

$$I_D = \frac{1}{2} k \left[ V_G - V_T \right]^2$$



#### **CMOS** inverter



#### **CMOS** inverter



61





Design devices so that 
$$V_m \approx V_{DD}/2$$
 REGION III  
Setting  $I_D(\text{NMOSFET}) = I_D(\text{PMOSFET})$   
 $\chi = \left(\frac{k_N}{k_P}\right)^{1/2} = \frac{\left[\overline{\mu_n}C_i\left(\frac{Z}{L}\right)_n\right]^{1/2}}{\left[\overline{\mu_p}C_i\left(\frac{Z}{L}\right)_p\right]^{1/2}} = 1$ 

Design devices so that 
$$V_m \approx V_{DD}/2$$
 REGION III

$$\chi = \left(\frac{k_N}{k_P}\right)^{1/2} = \frac{\left[\overline{\mu_n}C_i\left(\frac{Z}{L}\right)_n\right]^{1/2}}{\left[\overline{\mu_p}C_i\left(\frac{Z}{L}\right)_p\right]^{1/2}} = 1$$

Typically 
$$\overline{\mu_n} \approx 2\overline{\mu_p}$$

$$\chi = 1 \rightarrow (Z/L)_p = 2(Z/L)_n$$

#### Question: Is this a CMOS inverter circuit?



#### Question: Is this a CMOS inverter?



# NO!

Both MOS transistors are p-channel and the top one operates in the linear region as a load resistor.

The input is connected only to the gate of this MOS transistor, not to both.

# **CMOS** integration



# **NMOS** Fabrication in p-Well



# MOSFET – metal contacts



# **Multilevel Interconnects**

